

Practical Capacitor Tolerance Selection for Coupling, DC Blocking and Bypass Applications

by Richard Fiore, Director of RF Applications Engineering, American Technical Ceramics

Proper selection of suitable capacitor tolerances is governed to a great extent by the type of application under consideration. This point should always be taken into account when designing for the best balance between cost and performance. For example, DC blocking, coupling and bypassing applications are not very sensitive to the variations in capacitor value that are due to the choice of wide spread tolerances. In contrast, applications such as filtering and matching will usually require narrow spread capacitance tolerances in order to meet the specific demands of those designs.

This discussion will examine the impact of capacitor tolerance on overall circuit performance and will focus on DC blocking, coupling and bypassing applications. Pertinent electrical parameters such as the equivalent series resistance (ESR), series resonant frequency (F_{SR}), magnitude of the impedance (Z_C), capacitor RF current (I_C), power dissipated by the capacitor (P_{CD}) and reflection coefficient (ρ) will be considered. **Table 1** illustrates the relationship between ESR, F_{SR} , and Z_C for selected capacitance values and tolerances. All devices referenced therein are 100A series (55 mil by 55 mil) porcelain chip capacitors. **Table 1** also shows the deviation from the nominal capacitor impedance, in ohms, for various tolerances and lists impedance deviations from 50 ohms as a percentage for all capacitance values listed.

Coupling

When designing capacitors into DC blocking and coupling applications, a suitable capacitance value must first be selected in order to meet the primary requirements of the design.

The most essential capacitor parameters to evaluate for these applications are series resonant frequency (F_{SR}), magnitude of impedance (Z_C), and equivalent series resistance (ESR). A coupling capacitor is best selected so that its impedance is as low as possible at the frequency of interest. The impedance magnitude at any frequency is easily calculated as:

$$Z = \sqrt{ESR^2 + (X_L - X_C)^2}$$

Since the net reactance is zero at the capacitor's F_{SR} , the total impedance will be equal to the ESR at this frequency. Therefore, the ideal capacitor intended for a coupling application will have an F_{SR} that corresponds to the operating frequency. The capacitor values listed in **Table 1** are EIA standard values and tolerances. They have been deliberately chosen to represent the nearest standard values associated with common wireless frequency applications. All impedance data presented in **Table 1** is referenced to each nominal capacitor value. Likewise, the deviation in impedance from an ideal 50-ohm system has been tabulated as a percentage.

The following example describes a typical coupling application for a 20-watt (43 dBm) 1.87 GHz single channel power amplifier. The current through the coupling capacitor (I_C) will be calculated for an ideal 50-ohm ($50+j0$) load impedance. A 27 pF nominal coupling capacitor is used in the following example and is depicted as C_C in **Figure 1**. The results obtained for the calculation of power dissipated (P_{CD}) by the 27 pF coupling capacitor will be used as a baseline. This calculation will be repeated for the 27 pF $\pm 10\%$ capacitor values and these results

will be compared to the baseline.

Since coupling capacitor C_C is in series with the load, the current flowing through C_C and R_L are equal and can be calculated by:

$$I_C = \sqrt{P/Z} \text{ or } \sqrt{20/50} = 0.632 \text{ ma.}$$

Therefore the power dissipated by the capacitor (P_{CD}) is then calculated by:

$$P_{CD} = I_C^2 \times ESR$$

- Calculate P_{CD} for 27 pF nominal

$$P_{CD} = (0.632)^2 \times 0.159 = 63.51 \text{ mW}$$

- Calculate P_{CD} for 27 pF, $\pm 10\%$

$$27 \text{ pF} + 10\% = 29.7 \text{ pF}, \\ P_{CD} = (0.632)^2 \times 0.154 = 61.51 \text{ mW}$$

$$27 \text{ pF} - 10\% = 24.3 \text{ pF}, \\ P_{CD} = (0.632)^2 \times 0.166 = 66.30 \text{ mW}$$

From this example it can be seen that the difference in P_{CD} between the nominal 27 pF value and the value corresponding to the worst case tolerance (24.3 pF) is about 2.8 mW. This corresponds to 0.014% of the total power. Even with the most stringent design requirements imposed, the comparative difference in P_{CD} is infinitesimal and will not affect the end performance of this circuit in any significant manner.

Given the same 27 pF capacitor, a comparison between the nominal capacitance

Capacitance and Tolerance	ESR	F_{SR} (MHz)	Impedance Magnitude Z_C (Ohms)	Deviation of Z_C from nominal Z_C (Ohms)	Deviation of Z_C from 50 ohm Network %
Nominal (7.5 pF)	0.346	3460	0.35	0	0.70
+ 0.1 pF (7.6 pF)	0.344	3440	0.35	0	0.70
- 0.1 pF (7.4 pF)	0.347	3490	0.36	0.01	0.72
Nominal (7.5 pF)	0.346	3460	0.35	0	0.70
+ 0.25 pF (7.75 pF)	0.342	3410	0.38	0.03	0.76
- 0.25 pF (7.25 pF)	0.350	3520	0.41	0.06	0.82
Nominal (7.5 pF)	0.346	3460	0.35	0	0.70
+ 5% (7.875 pF)	0.340	3380	0.43	0.08	0.86
- 5% (7.125 pF)	0.352	3550	0.48	0.13	0.96
Nominal (7.5 pF)	0.346	3460	0.35	0	0.70
+ 10% (8.25 pF)	0.334	3310	0.62	0.27	1.24
- 10% (6.75 pF)	0.359	3640	0.76	0.41	1.52
Nominal (16 pF)	0.219	2410	0.22	0	0.44
+ 1% (16.16 pF)	0.218	2400	0.22	0	0.44
- 1% (15.84 pF)	0.220	2420	0.22	0	0.44
Nominal (16 pF)	0.219	2410	0.22	0	0.44
+ 2% (16.16 pF)	0.217	2390	0.23	0.01	0.46
- 2% (15.68 pF)	0.221	2430	0.23	0.01	0.46
Nominal (16 pF)	0.219	2410	0.22	0	0.44
+ 5% (16.8 pF)	0.215	2350	0.29	0.07	0.58
- 5% (15.2 pF)	0.223	2470	0.30	0.08	0.60
Nominal (16 pF)	0.219	2410	0.22	0	0.44
+ 10% (17.6 pF)	0.211	2300	0.42	0.20	0.84
- 10% (14.4 pF)	0.228	2530	0.49	0.27	0.98
Nominal (27 pF)	0.159	1870	0.16	0	0.32
+ 1% (27.27 pF)	0.159	1860	0.16	0	0.32
- 1% (26.73 pF)	0.160	1880	0.17	0.01	0.34
Nominal (27 pF)	0.159	1870	0.16	0	0.32
+ 2% (27.54 pF)	0.158	1860	0.16	0	0.32
- 2% (26.46 pF)	0.161	1890	0.18	0.02	0.36
Nominal (27 pF)	0.159	1870	0.16	0	0.32
+ 5% (28.35 pF)	0.157	1830	0.20	0.04	0.40
- 5% (25.65 pF)	0.162	1920	0.24	0.08	0.48
Nominal (27 pF)	0.159	1870	0.16	0	0.32
+ 10% (29.7 pF)	0.154	1790	0.30	0.14	0.60
- 10% (24.3 pF)	0.166	1970	0.39	0.23	0.78
Nominal (100 pF)	0.072	1000	0.07	0	0.14
+ 1% (101 pF)	0.072	1000	0.07	0	0.14
- 1% (99 pF)	0.073	1000	0.07	0	0.14
Nominal (100 pF)	0.072	1000	0.07	0	0.14
+ 2% (102 pF)	0.072	990	0.08	0.01	0.16
- 2% (98 pF)	0.073	1010	0.08	0.01	0.16
Nominal (100 pF)	0.072	1000	0.07	0	0.14
+ 5% (105 pF)	0.071	980	0.10	0.03	0.20
- 5% (95 pF)	0.074	1020	0.11	0.04	0.22
Nominal (100 pF)	0.072	1000	0.07	0	0.14
+ 10% (110 pF)	0.070	960	0.16	0.09	0.32
- 10% (90 pF)	0.075	1050	0.19	0.12	0.38

Table 1: Electrical Parameters for Select ATC 100A Series 55-mil x 55 mil Porcelain Chip Capacitors

and output match will be calculated. Assuming that the match is ideal, the reflection coefficient (ρ) resulting from the mismatch losses associated with the coupling capacitor will be calculated. The calculation will be performed for the nominal 27 pF value as well as the $\pm 10\%$ tolerance values. Given the value of ρ the VSWR and return loss is ascertained for both the nominal capacitor value as well as for the $\pm 10\%$ capacitor values.

The reflection coefficient will be calculated in reference to a 50-ohm system. The magnitude of impedance for the 27 pF capacitor will be denoted as Z_C in this calculation.

Z_0 = Characteristic shunt impedance (50 ohms)

Z_C = Capacitor impedance (ohms)

$Z_X = Z_0 + Z_C$ (ohms)

Reflection coefficient (ρ)

$$\rho = \frac{Z_X / Z_0 - 1}{Z_X / Z_0 + 1}$$

VSWR and Return Loss

$$VSWR = \frac{1 + \rho}{1 - \rho}$$

Return Loss

$$RL = 20 \text{ Log } \rho$$

- Match calculations for 27 pF nominal

$Z_C = 0.16 \text{ ohm}$

Therefore $\rho = 0.0032 / 2.0032 = 0.0015974$

$VSWR = 1.0015974 = 1.0032 : 1$
 0.9984026

Return Loss = $20 \text{ Log } 0.0015974 = -55.93 \text{ dB}$

- Match calculations for 29.7 pF (+10% value)

$Z_C = 0.3 \text{ ohm}$

Therefore $\rho = 0.0006 / 2.006 = 0.002991$

$VSWR = 1.002991 = 1.0056 : 1$
 0.997009




Figure 1: Capacitor C_C Coupling Application




Figure 2: Block Diagram of Amplifier Output Coupled to 50 ohm Load




Figure 3: 1.87 GHz Amplifier Output Bias Network

Return Loss = $20 \text{ Log } 0.002991 = -50.48 \text{ dB}$

- Match calculations for 24.3 pF (-10% value)

$Z_C = 0.39 \text{ ohm}$

Therefore $\rho = 0.0078 / 2.0078 = 0.0038848$

$VSWR = 1.0038848 = 1.0078 : 1$
 0.9961152

Return Loss = $20 \text{ Log } 0.002991 = -48.21 \text{ dB}$

Capacitance (pF)	Capacitor Impedance (Z_C) at 1.87 GHz (ohms)	Reflection Coefficient (ρ)	VSWR	Return Loss (dB)
27	0.16	0.0015974	1.0032 : 1	-55.93
29.7 (+10%)	0.30	0.002991	1.0056 : 1	-50.48
24.3 (-10%)	0.39	0.0038848	1.0078 : 1	-48.21

Table 2: Reflection Parameter Comparison Data for ATC100A270 Capacitor

Table 2 is a summary of the results of all match calculations. From these calculations it is clear that the effect of capacitance tolerance is minimal on the magnitude of the impedance and reflection coefficient. In the worst case, the VSWR is 1.0078:1 as compared to 1.0032:1 for the nominal 27 pF capacitor. The differences stated here are also very small and will not affect the output match or end performance in any significant way.

Bypassing

The function of a bypass capacitor is to offer a low impedance RF path to ground. Accordingly, the capacitor’s net impedance will be the main consideration for bypass applications. In the following example C_{B0} is used to suppress the 1.87 GHz carrier frequency energy, while C_{B1} will serve to suppress RF energy below the carrier frequencies around 1 GHz. In an actual design there would generally be additional bypass capacitors used in the output bias network to facilitate extended bypass frequency coverage below the carrier frequency. In addition to suppressing RF energy generated by the amplifier from appearing on the V_{DD} supply line, bypass capacitors will also suppress noise generated by a switch mode power supply (SMPS) so that it doesn’t appear on the drain of the transistor. The noise generated by

switching pulse edges from an SMPS is continuous and can occur up to frequencies equal to $0.35/P_E$, where P_E is the pulse edge duration in seconds. This noise may be in the range of several hundred MHz requiring larger capacitance values to decouple it from the V_{DD} supply line.

Figure 3 depicts a 1.87 GHz amplifier output bias network denoting the C_{B0} and C_{B1} bypass capacitors. The selected values for C_{B0} and C_{B1} are 27 pF and 100 pF respectively. These values were chosen because they are the nearest standard EIA capacitor value with F_{SR} ’s closely matching the frequencies of interest. Referring to Table 1 it can be seen that a 27 pF nominal capacitor has an impedance of 0.16 ohms at 1.87 GHz. Since this frequency corresponds to the capacitor’s F_{SR} , the net reactance is zero and therefore the impedance is made up entirely of ESR. The impedance for the worst-case capacitor tolerances of $\pm 10\%$, corresponding to values of 29.7 pF and 24.3 pF, is 0.3 ohms and 0.39 ohms at 1.87 GHz respectively. As delineated in Table 1, this represents a 0.6% and 0.78% impedance deviation from a 50-ohm network.

Accordingly, it can be seen that the 100 pF nominal capacitor has an impedance of 0.07 ohms at 1 GHz. The impedance for the worst-

case tolerance of $\pm 10\%$, corresponding to values of 110 pF and 90 pF, is 0.16 ohms and 0.19 ohms respectively. This represents 0.32% and 0.38% impedance deviation from the 50-ohm network.

From this example it can clearly be seen that the RF energy to be bypassed by both capacitors at 1.87 GHz and 1 GHz can be easily accomplished with any tolerance

value and does not result in a discernable difference in the capacitor’s effectiveness in this bypass application.

Conclusion

This discussion pointed out the relative unimportance of using narrow tolerance capacitive elements in DC blocking, coupling and bypassing applications. Examples of power dissipation, reflection coefficient and impedance as a function of worst-case capacitor tolerances were presented to further illustrate this point. A table of standard EIA capacitor values suitable for use in a wide range of wireless frequency applications was presented. The table reveals that shifts in capacitor tolerances do not have a significant effect on the overall frequency dependent electrical parameters. It was strongly suggested that wide tolerance capacitors may be used in most coupling and bypass applications without noticeable degradation of the overall circuit performance. This will allow the designer to obtain good module end performance while cutting cost in the process.

Sales of ATC products are subject to the terms and conditions contained in American Technical Ceramics Corp. Terms and Conditions of Sale (ATC document #001-992 Rev. B 12/05). Copies of these terms and conditions will be provided upon request. They may also be viewed on ATC’s website at www.atceramics.com/productfinder/default.asp. Click on the link for Terms and Conditions of Sale.

ATC has made every effort to have this information as accurate as possible. However, no responsibility is assumed by ATC for its use, nor for any infringements of rights of third parties which may result from its use. ATC reserves the right to revise the content or modify its product without prior notice.



A M E R I C A N
ATC North America
 sales@atceramics.com

T E C H N I C A L
ATC Europe
 saleseur@atceramics.com

C E R A M I C S
ATC Asia
 sales@atceramics-asia.com

